


**Universität Stuttgart**

Institut für Robuste Leistungshalbleitersysteme



# Application-Oriented Power Cycling of Wide Bandgap Power Semiconductor Devices

Ingmar Kallfass, University of Stuttgart

Rohde & Schwarz Oscilloscope Days 2024




# Overview

- Motivation
- Principles of Dynamic Active Power Cycling
- Acquisition of Temperature-Sensitive Electrical Parameters (TSEP)
  - $\mu\text{C}$  on Device Potential / Power Ground
  - $\mu\text{C}$  on Isolated Potential / Signal Ground
- TSEP Measurements
- Multiple TSEP Sensor Fusion
- Outlook

# Motivation



condition monitoring of power semiconductor devices and modules





# Temperature as a Key Factor in Reliability of Power Electronics

## Extended LESIT study – bond wire and solder fatigue

$$N_{\text{failure}} = K \cdot \Delta T_j^{\beta_1} \cdot e^{\frac{\beta_2}{T_j}} \cdot t_{\text{on}}^{\beta_3} \cdot I^{\beta_4} \cdot V^{\beta_5} \cdot D^{\beta_6}$$

Bayerer et.al. CIPS 2008

- $N_{\text{failure}}$  number of cycles to failure
- $\Delta T_j$  temperature swing
- $T_j$  mean temperature
- $t_{\text{on}}$  on-time
- $I$  current per bondwire
- $V$  blocking voltage
- $D$  bondwire diameter



# Wide Bandgap Semiconductor Power Devices

## SiC MOSFET and GaN HEMT

Johnson FOM: 
$$\text{FOM}_{\text{Johnson}} = \frac{v_{\text{sat}} E_C}{2\pi}$$

Baliga FOM: 
$$\text{FOM}_{\text{Baliga}} = \epsilon \mu_e E_g^3$$

Hard switching loss FOM: 
$$R_{\text{on}} Q = \frac{2}{\mu \cdot E_C^2} V_{\text{bd}}^2$$





Power Density




High Temperature Operation



Reliability



# Condition Monitoring of Power Semiconductor Devices and Modules



# **PRINCIPLES OF DYNAMIC ACTIVE POWER CYCLING**

# Active Power Cycling Tests


## Static Active Power Cycling (sAPC)

Conventional method ("DC power cycling")

- Energization of the device under test (DUT) via a current source
- Cyclic heating and cooling phases induce temperature swing
- DUT does not actively switch, resulting in different power losses compared to normal operation

TSEP Acquisition

- "V<sub>SD</sub>-method" → voltage drop over body diode under application of a small (mA) measurement current




Choi, Ui-Min & Blaabjerg, F & Jorgensen, Soren. (2017). Power Cycling Test Methods for Reliability Assessment of Power Device Modules in Respect to Temperature Stress. IEEE Transactions on Power Electronics. PP. 1-1. 10.1109/TPEL.2017.2690500.



# Active Power Cycling Tests

## Dynamic Active Power Cycling Tests (dAPC)

- Device heating through **pulsed** active power cycle
- Operation under **realistic** operating conditions incl. **switching loss**
- Voltage range adjustable up to the **maximum blocking voltage** of the modules
- Parameter acquisition more challenging due to realistic operating conditions



Choi, Ui-Min & Blaabjerg, F & Jorgensen, Soren. (2017). Power Cycling Test Methods for Reliability Assessment of Power Device Modules in Respect to Temperature Stress. IEEE Transactions on Power Electronics. PP. 1-1. 10.1109/TPEL.2017.2690500.

# Dynamic Active Power Cycling



Methodology for dynamic power cycling pursued at the University of Stuttgart:

## Approach

- Operation of the inverter in three-phase converter mode

## Characteristics

- Load similar to the application
- Aging of the entire module
- **Real-time online multi-TSEP acquisition in every switching period**




# Dynamic Active Power Cycling System Overview

Rapid Control Prototyping System (dSPACE Microlabbox)


max. 1.2 kV / 132 A (SiC) power modules

Temperature Control Unit  
20°C – 150 °C


400 V / 800 V DC-link



Dynamic AC PCT



Back-To-Back Converter




Parameter Acquisition

$R_{on} / V_{sd}$   
 $V_{th, on/off}$   
 $t_{on/off}$   
 $I_{g, peak}$


# Dynamic Active Power Cycling

## Three Phase inverters

- Control of two input- and output-side coupled inverters



- Versatility of load current profiles
  - Trapezoidal
  - Sinusoidal
  - Drive profile
  - ...




# TSEP ACQUISTION




# Challenge: AD-Conversion

## STATIC POWER CYCLING



➔ AD-conversion possible at arbitrary time instances

## DYNAMIC POWER CYCLING




➔ AD-conversion dependent on switching state



# Acquisition Concepts – System Overview


## Processing Unit On...

### MCU ON POWER GROUND / ON DEVICE POTENTIAL



- 1 MCU per DUT + 1 main MCU
- Free choice of communication protocol
- Slow (half-duplex) but robust

### MCU ON ISOLATED POTENTIAL / ON SIGNAL GROUND





- 1 MCU for multiple DUTs
- Communication protocol dictated by ADC
- Challenge: synchronisation of isolated SPI bus


# Acquisition Concepts – System Overview

## Processing Unit On...

MCU ON POWER GROUND / ON DEVICE POTENTIAL




MCU ON ISOLATED POTENTIAL / ON SIGNAL GROUND






# MCU on Power Ground / on Device Potential Parameter Acquisition

- Connection of TSEP circuits to readout system with isolated supply and communication
- Acquisition of  $V_{th,q}$ ,  $I_{G,Peak}$  and  $R_{DS,on}$  through multiplexed ADC



# MCU on Power Ground / on Device Potential

## Multiple DUTs




# MCU on Power Ground / on Device Potential

## TSEP Acquisition PCBs



- 6x complete set
- modularity: 3x acquisition boards per transistor

### Total

- 18 acquisition boards:
  - 6x  $V_{th,q}$
  - 6x  $I_{G,Peak}$
  - 6x  $R_{DS,on}$
- 6x main board (with  $\mu C$ )



# MCU on Power Ground / on Device Potential Dynamic Active Power Cyclers





DUT-Inverter

Load Inverter


# MCU on Signal Ground / on Isolated Potential

- Enables miniaturisation
- Enables stacking of power module – driver board – TSEP board
- 1 MCU per half-bridge
  - „control center“ with condition monitoring of a power module



# MCU on Signal Ground / on Isolated Potential PCB Stacking

- Plugin-board for parameter acquisition
- Connection to...
  - Device side
  - Signal side
- Control board
  - Sensor data readout
  - If desired, can be replaced by FPGA/MLBX



# **TSEP Measurements**



# Measurement of TSEP On-State Resistance

- On-state resistance as an indicator of device aging
- Direct measurement difficult due to high  $V_{DC}$


$$I_{clipper} \approx \frac{V_{th,Q2}}{R_{aux,2}} \text{ for } V_{IN} < V_{CC} - V_{Zener,2}$$

$$I_{clipper} \approx \frac{V_{th,Q1}}{R_{aux,1}} \text{ for } V_{IN} > V_{Zener,1} + V_{EE}$$

$$\varphi_{D'} \approx \varphi_D \text{ otherwise}$$

## Approach

- Depletion-mode MOSFET based clipper circuit









# Measurement of TSEP Peak Gate Current

- Indicator of deterioration in the gate path, typically on chip-level

## Approach

- Measurement of  $V_{RG,Peak}$





# Measurement of TSEP Quasi-Threshold Voltage


- Indicator of chip-level deterioration
- measurement with conventional methods impractical during operation

## Approach

- acquisition of “quasi-threshold” voltage  $V_{th,q}$

$$V_{TH,q} \sim \frac{dI_S}{dt}$$

- Voltage drop over parasitic inductance as trigger



# Measurement Results in Inverter Operation


$V_{GS,on} = 18\text{ V}$ ,  $V_{GS,off} = -3\text{ V}$ ,  $R_{G,ext} = 4.7\ \Omega$

$V_{DC} = 800\text{ V}$ ,  $I_D = 50\text{ A}$

Sweep range  
0 – 600 V  
10 – 100 A


## Threshold Voltage

- acquisition during turn-on
- $V_{th,q} = 5.8\text{ V}$




## Gate Current Peak

- acquisition during on-state
- limited bandwidth due to low offset output amplifier
- $I_{G,Peak} = 3\text{ A}$



## On-State Resistance

- acquisition during on-state
- $< 1\ \mu\text{s}$  after turn-on
- $V_{DS,on} = 1.3\text{ V}$









# **MULTIPLE TSEP SENSOR FUSION**




# Multiple TSEP Measurements

50000 data points within approx. 1h



# Condition Monitoring of Power Semiconductor Devices and Modules

## Motivation for Machine Learning



- Temperature sensor
- $R_{th}$
- TSEPs
  - $R_{on}$
  - $V_{sd}$
  - $V_{th, on/off}$
  - $t_{on/off}$
  - $I_{g, peak}$

- Degradation
- Temperature estimation
- Combined TSEPs sensor fusion

TSEPs carry information on temperature and degradation

- are correlated
- have multiple dependencies (current, voltage, temperature)
  - are degradation sensitive (DSEP)
  - require frequent calibration


ML and AI

- can use raw or filtered data
- can make use of data augmentation
- can increase linearity, robustness, fidelity, ...
- can distinguish TSEP from DSEP




# Machine Learning Based Sensor Fusion for Junction Temperature Estimation

- Correlation of TSEPs



- ML-based temperature estimation





## Online Degradation Detection and Estimation of SiC Power MOSFET based on TSEP

Combination of two TSEPs ( $V_{th}$ ,  $I_{g,peak}$ ) acquired under different temperature and operational conditions throughout the aging process to estimate degradation status via ANN



SiC power MOSFET  
(BSM120D12P2C005)



TSEPs acquisition

$V_{th}^i(t)$ ,  $I_{g,peak}^i(t)$ ,  $i=1..N$

### Degradation Estimation



$V_{th}^i$   
 $I_{g,peak}^i$

NN

$\widehat{SOH}^i$

mean( $x_1, \dots, x_N$ )

$\widehat{SOH}$

$\widehat{SOH}$

### Temperature Estimation

Temperature Model\*  $\hat{T}_j$

- \*Temperature model update:
- $V_{th}$ -based linear model calibration
  - Thermal model ( $Z_{th}$ ) parameter calibration
  - LUT updating
  - Retrain NN for  $T_j$  estimation

$\widehat{SOH}$  changes as trigger for parameter calibration of temperature estimation model for an aging compensation



# Outlook




## Outlook / Quo vadis?

- Parallelisation of multiple dAPCs
- dAPC tests of novel SiC power MOSFETs
- Extension of dAPC to GaN power transistors
- Increased degree of automisation
- Cloud access
- Online state-of-health monitoring during real drive profiles
- Parameterised drivers
- More extensive use of ML/AI



ARCHIMEDES

 Institute of  
Robust Power  
Semiconductor Systems  
[www.ilh.uni-stuttgart.de](http://www.ilh.uni-stuttgart.de)





**University of Stuttgart**

Institute of Robust Power Semiconductor Systems

**Thank you!**



**Prof. Dr.-Ing. Ingmar Kallfass**

e-mail [ingmar.kallfass@ilh.uni-stuttgart.de](mailto:ingmar.kallfass@ilh.uni-stuttgart.de)

phone +49 (0) 711 685-68747



**Kevin Muñoz Barón**

e-mail [kevin.munoz-baron@ilh.uni-stuttgart.de](mailto:kevin.munoz-baron@ilh.uni-stuttgart.de)

phone +49 (0) 711 685-69570

**Valentyna Afanasenko**

**Dr. Oleksandr Solomakha**

**..and the entire team of the power electronics group at ILH**

University of Stuttgart

Institute of Robust Power

Semiconductor Systems

Pfaffenwaldring 47

70569 Stuttgart



# Code Overview - Device Potential

## Goal




- Provide accurate data for health monitoring
- Lay the ground-work for further analysis by providing increased amount of data

## Approach

- Isolated acquisition
- Measurement in operation & in real time
- Simultaneous implementation on multiple transistors





# Dynamic Active Power Cycling System Overview




# Dynamic Active Power Cycling Tests (dAPC)

## Single-phase Prototype Inverter using two SiC Modules


- 1.2 kV 120 A SiC half-bridge module as DUT
- acquisition board connected directly to power module
- $V_{GS,on} = 18\text{ V}$ ,  $V_{GS,off} = -3\text{ V}$ ,  $R_{G,ext} = 4.7\ \Omega$ ,



# Calibration of the TSEP Sensor Board



setup of TSEP board connected directly to the gate driver of a **1.2 kV / 120 A** SiC half bridge module.



Turn ON & OFF waveform at **400 V / 100 A, 25 °C**.



Parameter sweep (0 – 600 V & 10 – 100 A)



## Calibration

### Temperature Dependency $V_{th,q}$ and $R_{DS,on}$ in Operation

- Buck converter mode at  $V_{ZK} = 400$  V,  $I_D = 100$  A




Parameter	<i>absolute sensitivity</i>	<i>relative sensitivity</i>
$V_{th,q}$	$-8.1 \text{ mV K}^{-1}$	$-1.9\% \text{ K}^{-1}$
$R_{DS,on}$	$9.8 \mu\Omega \text{ K}^{-1}$ to $52 \mu\Omega \text{ K}^{-1}$	$0.77\% \text{ K}^{-1}$ to $4.1\% \text{ K}^{-1}$




# TSEP Measurements – Data Filtering – Example $R_{ds,on}$


raw data



raw data



AD-conversion range



final values

