Optimum PLL settings for Phase Noise Measurements with the R&S®FSUP Application Note

Product:

| R&S[®]FSUP

In this application note we focus on the theoretical background of the PLL measurement method and illuminate its application in the R&S[®]FSUP. Based on measurement examples on different sources, the loop settings for optimum measurement performance are discussed.



Table of Contents

1	Introduction	4
2	Technical background	4
3	PLL configuration in the R&S [®] FSUP	6
4	Measurement Applications	8
4.1	Free running VCO	8
4.2	Synthesizer	9
4.3	Crystal oscillator	10
5	Conclusion	11
6	Ordering Information	12

1 Introduction

Nowadays the phase locked loop (PLL) method is the most comfortable and flexible method for analyzing phase noise. By using the cross correlation method, the PLL method is able to overcome the performance limitation of the reference oscillator by 20 dB or more. Thus the delay line method, which takes a huge mechanical effort, has been largely displaced from the measurement laboratories. In production sites the simple setup of the PLL method allows automated phase noise measurement.

In this application note we focus on the theoretical background of the PLL measurement method and illuminate its application in the R&S[®]FSUP. Based on measurement examples on different sources, the loop settings for optimum measurement performance are discussed.

2 Technical background

Let us consider the input signal

۱

$$V_1(t) = V_1 \cos(\omega_0 t + \varphi_{PN1}(t)).$$
 (1)

The phase noise perturbation is described by the time varying phase $\varphi_{PN1}(t)$. Technical relevant oscillators are generally operating in a steady state oscillation and the signal noise can be treated as a small signal compared to the oscillator signal. The phase noise deviations act tangential to the limit cycle of the oscillation. Thus the perturbed oscillation meets the limit cycle always exactly, showing only a phase shift. Amplitude noise in contrast is perpendicular to the limit cycle and leads to deviations from it. In a stable oscillator, however, restoring forces towards the steady state take effect and keep the oscillation on the limit cycle. As amplitude and phase noise are perpendicular a definite separation is possible.

The common method to separate phase noise from amplitude noise is to use a mixer as phase detector. The signal under test is multiplied by a second signal $v_2(t)$ showing the same frequency and a phase difference of + $\pi/2$ or – $\pi/2$. To keep the derivation simple we consider the case of + $\pi/2$:

$$V_2(t) = V_2 \cos(\omega_0 t + \varphi_{PN2}(t) + \pi/2).$$
 (2)

A low pass filter removes the higher frequency components in the mixer output signal. Thus the phase detector output signal is given by

$$\begin{aligned} v_{\rm PD}(t) &= k_{\rm PD} \cos \left(\omega_0 t + \varphi_{\rm PN1}(t) - \omega_0 t - \varphi_{\rm PN2}(t) - \pi/2 \right) \\ &= k_{\rm PD} \cos \left(\varphi_{\rm PN1}(t) - \varphi_{\rm PN2}(t) - \pi/2 \right) \\ &= k_{\rm PD} \sin \left(\varphi_{\rm PN1}(t) - \varphi_{\rm PN2}(t) \right), \end{aligned}$$
(3)

while k_{PD} is the phase detector constant in V/rad. With the approximation for small angles sin(x) = x equation (3) can be simplified as

$$\gamma_{\rm PD}(t) \approx k_{\rm PD} \left(\varphi_{\rm PN1}(t) - \varphi_{\rm PN2}(t) \right). \tag{4}$$

The phase detector voltage depends only on the phase deviations whereas amplitude deviations and thus amplitude noise are suppressed by the phase detector. This way phase noise is distinguished from amplitude noise. The subtraction of $\varphi_{PN1}(t)$ and $\varphi_{PN2}(t)$ needs to be carried out under consideration of the correlation of the two noise signals. In the case of an ideal reference oscillator we assume $\varphi_{PN1}(t)$ >> $\varphi_{PN2}(t)$. Thus, in this case, the total phase noise is given by $\varphi_{PN1}(t) = \varphi_{PN1}(t)$.



Fig. 1: PLL of the first order

In the PLL method, the phase difference of $\pm \pi/2$ between the two input signals is achieved by a PLL as outlined in Fig. 1. To keep the derivation simple we focus here on a PLL with the first order. The low pass filter suppresses the higher frequency components and does not affect the loop bandwidth of the PLL. The reference oscillator is frequency tuned by the output voltage of the PLL $v_P(t)$. The phase of the reference oscillator is determined by the integration over the tuning voltage. With the VCO slope k_{VCO} in Hz/V the output voltage of the VCO is

$$v_{\rm VCO}(t) = V_{\rm VCO} \cos \left(\omega_0 t + \int v_{\rm P}(t) k_{\rm VCO} dt\right)$$
(5)

With the constant gain g in the loop, the output voltage of the closed PLL is given by:

$$v_{\rm P}(t) = g \, k_{\rm PD} \, [\, \varphi_{\rm PN}(t) - \int \, v_{\rm P}(t) \, k_{\rm VCO} \, {\rm d}t \,]. \tag{6}$$

To derive for $v_{\rm P}$ we transfer into Laplace domain, where $v_{\rm P}(t)$ and $\varphi_{\rm PN}(t)$ are denoted by $V_{\rm P}(s)$ and $\varphi_{\rm N}(s)$, respectively. The parameter *s* is the complex frequency. For technical frequencies *s* is equal to $j2\pi f$. In Laplace domain we obtain

$$V_{\rm P}(s) = g \, k_{\rm PD} \left[\, \Phi_{\rm PN}(s) - \frac{1}{s} \, V_{\rm P}(s) \, k_{\rm VCO} \, \right] \tag{7}$$

and derive for $V_{\rm P}(s)$:

$$V_{\rm P}(s) = \frac{\Phi_{\rm PN}(s) \ g \ k_{\rm PD}}{1 + \frac{g \ k_{\rm PD} \ k_{\rm VCO}}{s}}.$$
(8)

The frequency characteristic of (8) is a high pass with the first order. The corner frequency

$$f_{\rm LBW} = \frac{1}{2\pi} g \, k_{\rm PD} \, k_{\rm VCO} \tag{9}$$

is known as the loop bandwidth of the PLL. For offset frequencies >> f_{LBW} the output voltage is directly related on the phase noise $\Phi_N(s)$. Below f_{LBW} the feedback control of the PLL suppresses phase perturbations. Therefore, in a phase noise measuring system using the PLL method the noise suppression of the loop needs to be compensated.

By using the PLL method in a straightforward way, frequency deviations between the two oscillator frequencies in the range of the loop bandwidth can be leveled out. A larger frequency drift of the signal under test, however, may drive the VCO tuning voltage to its limit. Measurements with a large number of correlations may take a long time. To keep locked during the complete measurement an additional mechanism to follow the frequency drift is required. Therefore, in the R&S[®]FSUP a frequency tracking algorithm is implemented. The algorithm checks continuously the sign of the voltage $v_P(t)$ and adapts the center frequency of the VCO by small steps. By this method the R&S[®]FSUP is able to keep locked on frequency drifting devices. In its default mode the frequency tracking speed is related to the loop bandwidth.

Frequency tracking does not distinguish between frequency drift and phase noise perturbations. It suppresses phase noise similar to a standard PLL. However, in contrast to the standard PLL it is a nonlinear process with a step function as transfer function and the noise suppression cannot be compensated completely. Therefore it is recommended to keep the frequency tracking as low as possible for the signal under test. As a rule of thumb, with the standard coupling of loop bandwidth and frequency tracking the measurement error due to frequency tracking is < 1 dB for offset frequencies larger than one tenth of the loop bandwidth. With lower tracking speeds the measurement performance for lower offset frequencies improves.

3 PLL configuration in the R&S[®]FSUP

In the default mode, which is considered in this application note, the R&S[®]FSUP uses its internal synthesizer as the tunable VCO. This is the most widespread mode of operation. By realizing two separated signal paths with two independent internal synthesizers the internal noise can be suppressed by cross correlation.

The R&S[®]FSUP allows set up of loop bandwidths from 1 Hz up to 30 kHz. Per default frequency tracking is enabled. Depending on the selected loop bandwidth, the internal synthesizer switches between three operating modes. For loop bandwidths \leq 1 kHz it shows the lowest phase noise. For larger values up to 10 kHz the synthesizer phase noise increases marginally. For setting up loop bandwidths larger than 10 kHz, the synthesizer switches in its high deviation mode, where its phase noise level increases significantly. Hence, loop bandwidths above 10 kHz are recommended only for sources with high phase noise levels that cannot be locked with lower loop bandwidths.

When a new measurement is started, the premeasurement sequence is executed automatically, that is the basis for the PLL set up. The R&S[®]FSUP first analyzes level, frequency and frequency drift of the input signal. With these results it sets up the internal synthesizer for a frequency close to the input frequency. The resulting beatnote signal at the phase detector output is used to determine the phase detector constant k_{PD} for the actual input signal. The premeasurement result display contains these results and can be accessed by SETTINGS | VCO LOOP SETTINGS.

After the premeasurement the R&S[®]FSUP starts to lock on the input signal. In auto mode the loop bandwidth is set automatically by analyzing the phase detector output voltage while stepping down the loop bandwidth. With each step, the PLL reduces the suppression of the phase detector output voltage. With the loop bandwidth found, the two signals are kept phase locked with a phase difference of 90° and thus the approximation for small angles in (4) is justified.

DUT PROPERTIES								
Search Settings		DUT Type	Auto	¥				
1 MHz to 10 MHz	\checkmark		Auto					
10 MHz to 50 MHz	~		Free Running Low Phase Noise Oscillator	:				
50 MHz to 8 GHz 🗸			Synthesizer With Low Drifting Reference					
8 GHz to 26.5 GHz	1		Synthesizer With OCXO Reference					
26.5 GHz to 50 GHz	V		Crystal Oscillator					

DUT Type Selection	Optimum for DUT characteristics	Resulting internal R&S [®] FSUP settings
Auto	All type of sources	Loop-BW auto, tracking auto
Free Running Low	Oscillator with frequency drift	Loop-BW ≤ 10 kHz,
Phase Noise Oscillator	> 3e-9*f _{OSC} /s	tracking related to Loop-BW
Synthesizer with Low	Oscillator with frequency drift	Loop-BW ≤ 10 kHz,
Drifting Reference	< 3e-9*f _{OSC} /s	tracking ~1e-8*f _{osc} /s
Synthesizer with OCXO	Oscillator with frequency drift	Loop BW > sqrt(f _{OSC} *2e-3 Hz),
Reference	< sqrt (f _{OSC} *2e-3 Hz) during measurement time	maximum ≤ 10 kHz, tracking off
Crystal Oscillator	Very low phase noise oscillator with	Loop-BW > sqrt(f _{OSC} *2e-3 Hz),
	frequency drift < sqrt(f _{osc} *1e-4 Hz) and	maximum ≤ 10 kHz,
	< 1 kHz during measurement time	tracking off

Fig. 2: DUT Properties selection dialog with detailed settings description

During the set up of the loop bandwidth, the frequency tracking speed decreases along with the loop bandwidth. The frequency drift, measured in spectrum mode during the premeasurement is used as second stop criteria for stepping down the two parameters. Sources that show a high phase noise level at low offset frequencies show in general a large frequency drift. In this case, large loop bandwidths and a large frequency tracking speeds are required. Vice versa, sources with very low phase noise levels at low offset frequencies can be measured with small loop bandwidths and frequency tracking can be reduced or disabled. With the example 'synthesizer', however, we demonstrate a signal where it makes sense to break this coupling.

After the setup of the loop bandwidth, the low noise amplifier (LNA) gain *g* is selected to decrease the internal noise figure and to optimize the input level at the ADC. For advanced users, the R&S[®]FSUP allows manual configuration of loop bandwidth, tracking speed and LNA gain. By means of the measurement wizard under SETTINGS | DUT PROPERTIES (see Fig. 2) these parameters can be chosen easily for predefined types of DUTs. The following chapter illustrates the application of these parameters for different measurement examples.

4 Measurement Applications

4.1 Free running VCO

A free running voltage controlled oscillator (VCO) is a tunable oscillator that does not use a frequency reference. In general VCOs show a large frequency drift and the close to carrier phase noise is relatively high. In the phase noise measurement of a free running VCO the measurement PLL needs to regulate the phase deviations and to follow frequency drifts.

Large phase deviations require a large loop bandwidth to hold the phase condition at the phase detector constant. To account for long term frequency drifts, large frequency tracking speeds are required.

Fig. 3 depicts a measurement on a free running VCO. The premeasurement sequence returns a frequency drift of 0.5 kHz/s. The automatic locking sequence stops due to the measured drift at a loop bandwidth of 3 kHz and a corresponding frequency tracking of 1.7 kHz/s. With these settings the PLL keeps the DUT signal and the internal reference signal locked. The R&S[®]FSUP sets the LNA gain to 20 dB for an optimum input level at the ADC.

During the measurement, the time domain phase detector voltage $v_P(t)$ can be observed in the scope display in the upper right corner of the screen. When cross correlation is enabled the scope display draws the voltages for both paths. Depending on the offset frequency that is currently measured, the phase detector voltage is down sampled and the scope display shows the low pass filtered signal with an adaptive time scaling. The range of the scope display represents the input range of the ADC.

With this scope display the locking of the PLL and the ADC drive can be checked. For example, a frequency drift larger than the actual frequency tracking speed results in a drift of the DC offset of the phase detector signal. In the default mode the R&S[®]FSUP sets up a frequency tracking speed that is large enough to cover the drift measured during the premeasurement. However, a temporarily increased frequency drift, e.g. due to temperature variations, cannot be accounted for. In this case either the DUT environment should be stabilized or the frequency tracking speed should be increased. In some cases it might be useful to reduce the measurement time by limiting the number of averages or correlations.

Time domain voltage fluctuations in the scope show the noise of the phase detector output signal. When the amplitude of these voltage fluctuations is too large, the ADC may become overdriven or the measurement PLL may unlock because the tuning limit of the internal VCO is exceeded. In this case it is recommended first to decrease the LNA gain to optimize the input level of the ADC for the complete measurement. When the LNA gain is 0 dB, the loop bandwidth should be increased to improve the low frequency noise suppression by the PLL.

With the default settings the R&S[®]FSUP finds suitable settings for most free running VCOs. In general, the coupling of frequency tracking speed with loop bandwidth does not need to be changed for VCOs.



Fig. 3: Phase noise measurement of a free running VCO

In the case of unlock the scope shows a sinusoidal signal, representing the frequency difference between the DUT signal and the internal reference oscillator. Typically this beatnote signal is in the MHz-range and can be observed as a strong spurious in the phase noise measurement results. When unlock is detected a red label displays the unlocked state in the upper right corner of the screen and the measurement is aborted.

4.2 Synthesizer

In contrast to a free running VCO, the output signal of a synthesizer is locked to a frequency reference. The synthesizer PLL suppresses the close to carrier phase noise and the frequency drift of the output signal. Within the loop bandwidth of the synthesizer the phase noise corresponds to the reference oscillator, whereas outside the loop bandwidth the phase noise corresponds to the internal VCO.

If the loop bandwidth of the synthesizer is large enough (e.g. > 1 kHz), a further suppression of the noise fluctuations by the measurement PLL is not necessary. Thus the synthesizer signal can be locked by the measurement PLL with loop bandwidths far below the synthesizer loop bandwidth. In contrast, when the internal loop bandwidth of the synthesizer is very small (e. g. < 100 Hz), the measurement PLL needs to regulate the phase deviations of the VCO and the same loop bandwidth as for the free running VCO measurement is required.

For both types of synthesizers, however, the frequency drift is reduced significantly by the synthesizer PLL. Thus the frequency tracking parameter in the R&S[®]FSUP can be reduced significantly or disabled completely.



Fig. 4: Phase noise measurement on a signal corresponding to a synthesizer with a loop bandwidth < 100 Hz

In the example in Fig. 4, a signal of a synthesizer with a very small loop bandwidth is measured. A signal generator at 43 GHz is frequency modulated by white noise with a bandwidth of 30 kHz. It can be seen that the close to carrier noise is relatively high (–50 dBc/Hz at 1 kHz). This requires a large loop bandwidth to lock on the signal. The algorithm in the R&S[®]FSUP selects a loop bandwidth of 10 kHz for this signal automatically.

The frequency drift of the DUT is $< 10^{-8}$ and thus the maximum frequency deviation is < 430 Hz. With the loop bandwidth of 10 kHz the R&S[®]FSUP can compensate for this frequency drift. Therefore frequency tracking can be disabled completely and phase noise measurements down to offset frequencies well below the loop bandwidth can be achieved.

In the standard mode the R&S[®]FSUP always keeps the frequency tracking enabled. By using the measurement wizard in Fig. 2 the type of DUT can be chosen easily. The dialog allows selecting between two types of synthesizers: low drifting synthesizers and synthesizers with OCXO reference. For the former frequency tracking is reduced to a minimum and for the latter it is disabled completely.

4.3 Crystal oscillator

A crystal oscillator uses a high-Q crystal resonator and therefore can obtain excellent phase noise levels. In its temperature equilibrium the frequency drift is very low. For phase noise measurements of crystal oscillators, loop bandwidths \leq 1 kHz should be chosen and frequency tracking can be disabled completely. With the measurement wizard the recommended settings for a crystal oscillator can be applied easily.



Fig. 5: Phase noise measurement on a crystal oscillator

Fig. 5 shows measurement results for a crystal oscillator at 100 MHz. The measurement wizard sets the loop bandwidth to 100 Hz and disables frequency tracking. Due to the low phase noise level, the R&S[®]FSUP chooses a LNA gain of 40 dB automatically.

5 Conclusion

By using the R&S[®]FSUP in its automatic mode, most signals can be measured easily with high measurement performance. In order to achieve the optimum measurement performance for a specific signal, the loop settings can be optimized manually or by using the measurement wizard. By means of three examples this application note gives insight into the PLL configuration in the R&S[®]FSUP and demonstrates how the loop settings can be adjusted for specific DUTs.

6 Ordering Information

Designation	Туре		Order No.							
Signal Source Analyzer, 20 Hz to 8 GHz	R&S [®] FSUP8		1166.3505.09							
Signal Source Analyzer, 20 Hz to 26.5 GHz	R&S [®] FSUP26		1166.3505.27							
Signal Source Analyzer, 20 Hz to 50 GHz	R&S [®] FSUP50		1166.3505.51							
Accessories supplied										
Power cable, printed quick start guide and CD-ROM (with operating manual and service manual) R&S [®] FSUP26: test port adapter with 3.5 mm female (1021.0512.00) and N female (1021.0535.00) connector R&S [®] FSUP50: test port adapter with 2.4 mm female (1088.1627.02) and N female (1036.4777.00) connector										
Designation	Туре	Order No.	Retrofit	Remarks						
Hardware Options										
Low-Aging OCXO	R&S [®] FSU-B4	1144.9000.02	yes							
External Generator Control	R&S [®] FSP-B10	1129.7246.03	yes							
Removable Hard Disk	R&S [®] FSUP-B18	1303.0400.05	no							
Second Hard Disk for R&S [®] FSP-B18	R&S [®] FSUP-B19	1303.0600.05	yes	requires R&S [®] FSUP-B18						
LO/IF Ports for External Mixers	R&S [®] FSUP-B21	1157.1090.04	yes	for R&S [®] FSUP26 only						
20 dB Preamplifier, 3.6 GHz to 26.5 GHz	R&S [®] FSU-B23	1157.0907.02	no	for R&S [®] FSUP26 only, requires R&S [®] FSU-B25						
Electronic Attenuator, 0 dB to 30 dB, and 20 dB Preamplifier (3.6 GHz)	R&S [®] FSU-B25	1144.9298.02	yes							
Trigger Port	R&S [®] FSP-B28	1162.9915.02	yes							
Low Phase Noise	R&S [®] FSUP-B60	1169.5544.03	yes							
Correlation Extension	R&S [®] FSUP-B61	1305.2500.26	no	for R&S [®] FSUP26 only, requires R&S [®] FSUP-B60						
Correlation Extension (with 26.5 GHz preampli- fier)	R&S [®] FSUP-B61	1305.2500.23	no	for R&S [®] FSUP26 only, requires R&S [®] FSUP-B60, R&S [®] FSU-B25, R&S [®] FSU-B23						
Correlation Extension	R&S [®] FSUP-B61	1305.2500.50	no	for R&S [®] FSUP50 only, requires R&S [®] FSUP-B60						
Firmware/software										
GSM/EDGE Application Firmware	R&S [®] FS-K5	1141.1496.02								
Bluetooth [®] Application Firmware	R&S [®] FS-K8	1157.2568.02								
Power Sensor Measurements	R&S [®] FS-K9	1157.3006.02								
Application Firmware for Noise Figure and Gain Measurements	R&S [®] FS-K30	1300.6508.02		preamplifier recommended (e.g. R&S [®] FSU-B25)						
Vector Signal Analysis	R&S [®] FSQ-K70	1161.8038.02								
3GPP BTS/Node B FDD Application Firmware	R&S [®] FS-K72	1154.7000.02								
3GPP UE FDD Application Firmware (including HSUPA)	R&S [®] FS-K73	1154.7252.02								
3GPP HSDPA BTS Application Firmware	R&S [®] FS-K74	1300.7156.02		requires R&S [®] FS-K72						
3GPP HSPA ⁺ Base Station Test	R&S [®] FS-K74⁺	1309.9180.02		requires R&S [®] FS-K72 and R&S [®] FS-K74						
3GPP TD-SCDMA BTS Application Firmware	R&S [®] FS-K76	1300.7291.02								
3GPP TD-SCDMA UE Application Firmware	R&S [®] FS-K77	1300.8100.02								
CDMA2000 [®] IS-95 (cdmaOne)/1xEV-DV BTS Application Firmware	R&S [®] FS-K82	1157.2316.02								
CDMA2000 [®] 1xEV-DV MS Application Firmware	R&S [®] FS-K83	1157.2416.02								
CDMA2000 [®] 1xEV-DO BTS Application Firm- ware (including Rev A)	R&S [®] FS-K84	1157.2851.02								
CDMA2000 [®] 1xEV-DO MS Application Firmware	R&S [®] FS-K85	1300.6689.02								
Generic OFDM Application Software	R&S [®] FSQ-K96	1308.9570.02		Windows based software, external PC required						

The Bluetooth word mark and logos are owned by the Bluetooth SIG, Inc. and any use of such marks by Rohde & Schwarz is under license. CDMA2000[®] is a registered trademark of the Telecommunications Industry Association (TIA - USA).

Optimum PLL settings for Phase Noise Measurements with the R&S[®]FSUP 12

Rohde & Schwarz

About Rohde & Schwarz

Rohde & Schwarz is an independent group of companies specializing in electronics. It is a leading supplier of solutions in the fields of test and measurement, broadcasting, radiomonitoring and radiolocation, as well as secure communications. Established 75 years ago, Rohde & Schwarz has a global presence and a dedicated service network in over 70 countries. Company headquarters are in Munich, Germany.

Environmental commitment

- Energy-efficient products
- Continuous improvement in environmental sustainability
- ISO 14001-certified environmental management system



Regional contact

USA & Canada

USA: 1-888-TEST-RSA (1-888-837-8772) from outside USA: +1 410 910 7800 CustomerSupport@rohde-schwarz.com

East Asia +65 65 13 04 88 CustomerSupport@rohde-schwarz.com

Rest of the World +49 89 4129 137 74 CustomerSupport@rohde-schwarz.com

This application note and the supplied programs may only be used subject to the conditions of use set forth in the download area of the Rohde & Schwarz website.

R&S® is a registered trademark of Rohde & Schwarz GmbH & Co. KG. Trade names are trademarks of the owners.

Rohde & Schwarz GmbH & Co. KG Mühldorfstraße 15 | D - 81671 München Phone + 49 89 4129 - 0 | Fax + 49 89 4129 – 13777